

10045416-102601




FIG. 1

The diagram illustrates a three-stage CMOS circuit. The first stage (left) is a differential pair with PMOS 230 and NMOS 232, 240, and 236. It includes a current source 234 and a capacitor C1. The second stage (middle) is a common-source stage with PMOS 222 and NMOS 250, 251, and 254. The third stage (right) is a common-source stage with PMOS 260 and NMOS 262, 264. The output 'out' is taken from the node between stages 2 and 3. Various biasing voltages (VDD, VSS, Vpp, Vpb) and currents (Idt, Idm, I1) are indicated.




FIG. 4

FIG. 5




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11